Active droop compensation systems, so called active bouncers, for klystron modulators based on monolithic pulse transformers perform the regulation of the output pulse voltage while simultaneously withstand all the primary current of the modulator. This imposes the utilization of high power semiconductors which can produce high switching losses and degrade the overall system efficiency. In order to overcome this issue, this paper proposes a new active bouncer topology based on the parallel connection of two different power converters: the first one is in charge of handling the majority of the primary current at high efficiency, and the second one is used to fine tune the bouncer voltage via a high bandwidth converter rated at a fraction of the first parallel connected converter. Detailed comparison between a classical active bouncer and two variants of the proposed topology are presented and based on numerical simulations.
Introduction
The need for klystron modulators with improved performances, mainly for new linear accelerators, is growing more and more nowadays. Several existing klystron modulator topologies have been explored in the literature [1, 2, 3, 4, 5] ; however, the vast majority of operational ones is based on the controlled discharge of a pre-charged capacitor bank. Therefore one of the options to achieve a precise square flat-top consists in increasing the size of the main capacitor bank, such that it experiences a limited voltage droop during the discharge. This option becomes inadvisable for medium and long pulse klystron modulators, specially taking into account not only the cost, but also the size and safety related to the stored energy. As an alternative solution, droop compensation systems or "bouncers", able to compensate a fraction of the capacitor nominal voltage (voltage droop during the pulse), have been proposed and successfully used in practice. One of the topologies retained as a candidate for the CLIC Drive-Beam klystron modulators at CERN is based on a monolithic pulse transformer, as illustrated in Figure 1 . In order to produce the required 180kV pulse, the main capacitor bank C main is pre-charged to a voltage of approximately 15kV and discharged through a step-up transformer by closing the main switch S 1 . C main is dimensioned such it experiences a voltage droop of approximately 1kV during the pulse. In order to compensate this voltage droop, as well as the voltage across the transformer winding resistances and leakage inductances during the pulse (influenced also by the magnetizing current), an active bouncer circuit is installed in series with the main capacitor bank and the primary of the pulse transformer. In this case a simple undershoot network guarantees a proper de-magnetization of the pulse transformer (which is equipped with a DC bias circuit for an inverse pre-magnetization action) between two consecutive pulses. Table 1 shows the klystron modulator challenging specifications for the Compact Linear Collider (CLIC) [8] , currently under study at CERN. We observe a rise time from 0V to 180kV of only 3µs, a settling time of 5µs, and a flat-top stability of 0.85% for a 140µs flat-top length. The total complex will include several hundreds of these modulators synchronously pulsing and, therefore, modulator size, efficiency and cost must be optimized. 
Active bouncer topology overview
Neglecting some non-linearity, the klystron behaves as a resistive load. Therefore, the modulator ideally produces a perfect current pulse. A common practice in klystron modulators consists in placing the droop compensation system in series with the main capacitor bank [6] , as shown in Figure 1 . However, this configuration presents an issue in applications where the rise time of the pulse is short, as when the main switch closes all the modulator current will suddenly flow into the bouncer filter capacitor, discharging it as presented in [7] . The bouncer is not able to compensate this modulator current perturbation until the current in its output filter inductances rises to the same current value, as illustrated in Figure 2 .A). This perturbation must be taken into account when dimensioning the active bouncer output filter. In [6] an active bouncer circuit with a diode connected in parallel to the output filter capacitor, as illustrated in Figure 2 .B), was proposed to prevent its discharge to negative values. However, in this configuration the active bouncer is still not able to charge the output filter capacitor to positive voltage values until its output current exceeds the modulator current. Therefore, this configuration is only suitable as a protection for long rise time modulator pulses. A different solution able to initialize the active bouncer output current and speed up the start of the droop compensation action in short rise time applications has to be addressed.
Proposed active bouncer topology features
In order to avoid the effects of the modulator current perturbation in short rise time applications previously introduced, the topology scheme of Figure 3 is proposed. Figure 4 illustrates the operation phases described hereafter:
1.-Current initialization: The switch S SC is closed and the active bouncer topology provides V AB . The current I L rises. 2.-Pulse step-up: S 1 closes. V kly rises and I L continues to increase. 3.-Flat-top: Once V kly achieves its nominal value, S SC is opened and the active bouncer topology is controlled to produce an output voltage ramp on V bouncer to compensate for C main discharge. 4.-Recovery: S 1 is opened. The pulse transformer is demagnetized through the branch composed by R d , C d and D 1 . V bouncer increases its value until it equals V AB voltage. Once this happens, the diode D f is forward-biased, so the energy stored in L b is recovered back to C AB passing through the diode D f and the free-wheeling diode(s) of the active bouncer topology. 5.-Reset: Once I L drops down to 0V, C b is discharged through R R by closing S R . Since S SC remains permanently closed during the pulse-step up, and neglecting the voltage drop across the switch, in order to achieve the nominal current value after the rise time, the current I L at the beginning of phase 3 must be:
where I P is the nominal primary current of the modulator. Therefore, the initialization of the current must be triggered at the time calculated in (2) before closing S 1 .
Proposed active bouncers topologies Description of the proposed active bouncers Three topologies, illustrated in Figure 5 , have been selected as candidates for the active bouncer. The first one ( Figure 5 .A) is based on a common multiphase buck-converter topology, as the one presented in [6] . The second and the third consist of a combination of power converters. They both share a common high-current and low switching-frequency stage, which manages all the modulator current. In addition, a second low-current high-bandwidth stage whose only task is to produce a voltage ramp on the bouncer output filter capacitance to compensate for the main capacitor voltage discharge, is connected in parallel. On the topology shown in Figure 5 .B, this low-current stage consists of a high switching-frequency buck converter; whereas on the one shown in Figure 5 .C, the low current-stage consists of a power MOSFET operated in its linear region. 
Design and performances comparisons
In order to evaluate their performances, the three topologies have been studied and optimized to respect CLIC specifications, fixing the modulator parameters presented in Table 2 . Hysteretic controllers have been selected for controlling the switching stages, whereas for the linear stage a PI controller is used. The dimensioning procedure was based on a non-linear optimization approach where all the active bouncer component values (including the number of phases) and the controller parameters were considered as optimization variables. The constraints were the ones presented in Table 1 , and the objective function to be minimized was the total active bouncer losses during a complete cycle. In order to reduce the computation time, simplified thermal (switching and conduction losses were evaluated for different 1700V IGBT models) and control (bandwidth, gain and phase margins) design models were used. Results were subsequently validated via numerical simulation. Table 3 presents the active bouncer optimized parameter values for the CLIC specifications. Figures 6, 7 and 8 show a zoom on the pulse obtained by numerical simulation for topologies 1, 2 and 3, respectively. The optimized topology #1 consists of a 4 phases buck converter using 1700V, 800A, IGBTS FZ800R17KF6C_B2 from Infineon. The maximum current and switching frequency per phase are 497A and 62.5 kHz, respectively. It is necessary to damp the LC output filter with a typical C bd -R bd parallel damping branch of C bd =4µF and R bd =0.5Ω to avoid subharmonic oscillations. The performances achieved at the secondary output are a voltage stability of 67 V and an equivalent frequency ripple of 250 kHz.
The optimized topology #2 is composed of a 3 phases high-current converter using the same 1700V, 800A, FZ800R17KF6C_B2 IGBTs from Infineon with a maximum current and switching frequency per phase of 644.3A and 26.3kHz; and a 4 phases low-current converter using 1700V, 60A, BSM50GS120DN2 from Infineon, with a maximum current and switching frequency per phase of 19A and 110kHz, respectively. A passive C bd -R bd damping branch is still required with values of C bd =4µF and R bd =0.3Ω. The performances achieved at the secondary output are a voltage stability of 49.39V and an equivalent frequency ripple of 442 kHz.
The optimized topology #3 is composed of a 3 phases high-current converter using the same 1700V, 800A, FZ800R17KF6C_B2 IGBTs with a maximum current and switching frequency per phase of 644.3A and 26.3kHz; and a low-current linear MOSFET stage with a closed-loop bandwidth of 1MHz and a maximum output current of 60A. The damping is performed by the linear stage, so no additional C bd -R bd passive damping branch is required in this case. The performances achieved at the output are a voltage stability of 44V and an equivalent frequency ripple of 71 kHz. Table 4 summarizes and compares the characteristics and performances achieved by the different topologies evaluated by means of numerical simulations. We observe how Topologies #2 and #3 increase the filter inductance value of the high-current stage to reduce the switching frequency and, therefore, minimize the switching losses present in Topology #1. Topology #3 is the one providing the best performances, due to the high bandwidth of the linear converter. Although the average losses during the pulse are higher on Topology #3 due to the operation of the power MOSFET in its linear region, the lower losses on the bouncer reset (output filter capacitor discharge between pulses) due to the absence of the damping branch (composed of C bd and R bd ), make this topology also the most efficient. In addition, the lower switching frequency harmonic content at the output makes possible to correct possible repeatability issues on the power system by means of a feedback loop on the low level RF control [9] , in order to respect the challenging CLIC repeatability specifications (see Table 1 ). Therefore, topology #3 seems to be the most convenient one for the future CLIC klystron modulator active bouncer. 
Conclusion
The proposed active bouncer topologies are able to comply with very fast rise time and very repeatable klystron modulators. The solution which combines a high current -low switching frequency stage with a low current -fast switching one, reveals better performances than a classical multiphase interleaved power converter active bouncer. Indeed the majority of the active bouncer current is managed by a much higher efficient power converter, and the fine voltage droop regulation is performed via a highly dynamical, and small sized, power converter. Topology #3 achieves better performances than topology #2 due to the higher bandwidth of the linear stage, and higher efficiency due to the absence of a parallel damping branch in its output filter which must be discharged between two consecutive pulses. The lower switching frequency harmonic content of Topology #3 makes also possible to compensate possible repeatability errors by means of a feedback loop on the low level RF control, in order to respect the challenging repeatability specifications of CLIC. Therefore, for the specific case of CLIC application, topology #3 would be the best solution.
